×

Serwis używa ciasteczek ("cookies") i podobnych technologii m.in. do utrzymania sesji i w celach statystycznych. • Ustawienia przeglądarki dotyczące obsługi ciasteczek można swobodnie zmieniać. • Całkowite zablokowanie zapisu ciasteczek na dysku komputera uniemożliwi logowanie się do serwisu. • Więcej informacji: Polityka cookies OPI PIB


  • 12.10.2015 12:21:07
  • Dawid Zydek [1]
  • Grzegorz Chmaj [2]
  • Alaa Shawky [1]
  • Henry Selvaraj [2]
  • [1] Department of Electrical Engineering, Idaho State University, USA
  • [2] Department of Electrical and Computer Engineering, University of Nevada, Las Vegas, USA
  • Brak afiliacji
  1. Dawid Król, Dawid Zydek, Leszek Koszałka, Problem-Independent Approach to Multiprocessor Dependent Task Scheduling. International Journal of Electronics and Telecommunications 2012; 58, 4, 369-379
  1. N. Satish, C. Kim, J. Chhugani, A. D. Nguyen, V. W. Lee, D. Kim, and P. Dubey, "Fast sort on cpus, gpus and intel mic architectures," Intel, Tech. Rep., 2010.
  2. D. Zydek, N. Shlayan, E. Regentova, and H. Selvaraj, "Review of packet switching technologies for future NoC," in Proceedings 19th International Conference on Systems Engineering (ICSEng 2008), 2008, pp. 306-311, DOI: 10.1109/ICSEng.2008.47.10.1109/ICSEng.2008.47
  3. E. Salminen, A. Kulmala, and T. D. Hamalainen, "Survey of network-on-chip proposals," in White Paper, OCP-IP, 2008, pp. 1-13.
  4. S. Uhrig, B. Shehan, R. Jahr, and T. Ungerer, "A two-dimensional superscalar processor architecture," in Proceedings of the 2009 Computation World (COMPUTATIONWORLD '09), 2009, pp. 608-611, DOI: 10.1109/ComputationWorld.2009.46.
  5. W. J. Dally, "Performance analysis of k-ary n-cube interconnection networks," IEEE Transaction on Computers, vol. 39, no. 6, pp. 775-785, 1990, DOI: 10.1109/12.53599.10.1109/12.53599
  6. D. N. Jayasimha, B. Zafar, and Y. Hoskote, "On-chip interconnection networks: Why they are different and how to compare them," Intel, Tech. Rep., 2006.
  7. D. Zydek and H. Selvaraj, "Hardware implementation of processor allocation schemes for mesh-based chip multiprocessors," Journal of Microprocessors and Microsystems, vol. 34, no. 1, pp. 39-48, 2010, DOI: 10.1016/j.micpro.2009.11.003.10.1016/j.micpro.2009.11.003
  8. D. Zydek and H. Selvaraj, "Fast and efficient processor allocation algorithm for torus-based chip multiprocessors," Journal of Computers & Electrical Engineering, vol. 37, no. 1, pp. 91-105, 2011, DOI: 10.1016/j.compeleceng.2010.10.001.http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=000287560300008&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=b7bc2757938ac7a7a821505f8243d9f310.1016/j.compeleceng.2010.10.001
  9. D. Zydek, H. Selvaraj, L. Koszalka, and I. Pozniak-Koszalka, "Evaluation scheme for noc-based cmp with integrated processor management system," International Journal of Electronics and Telecommunications, vol. 56, no. 2, pp. 157-168, 2010, DOI: 10.2478/v10177-010-0021-4.10.2478/v10177-010-0021-4
  10. W. J. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Francisco: Morgan Kaufmann, 2004.
  11. G. Michelogiannakis, D. Sanchez, W. J. Dally, and C. Kozyrakis, "Evaluating bufferless flow control for on-chip networks," in Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS '10), 2010, pp. 9-16, DOI: 10.1109/NOCS.2010.10.
  12. T. Moscibroda and O. Mutlu, "A case for bufferless routing in on-chip networks," ACM SIGARCH Computer Architecture News, vol. 37, no. 3, pp. 196-207, 2009, DOI: 10.1145/1555815.1555781.10.1145/1555815.1555781
  13. L. B. Daoud, M. E. Ragab, and V. Goulart, "Faster processor allocation algorithms for mesh-connected cmps," in Proceedings of 14th Euromicro Conference on Digital System Design (DSD 2011), 2011, pp. 805-808, DOI: 10.1109/DSD.2011.107.10.1109/DSD.2011.107
  14. B. S. Yoo and C. R. Das, "A fast and efficient processor allocation scheme for mesh-connected multicomputers," IEEE Transaction on Computers, vol. 51, no. 1, pp. 46-60, 2002, DOI: 10.1109/12.980016.10.1109/12.980016
  15. D. Zydek, H. Selvaraj, G. Borowik, and T. Luba, "Energy characteristic of processor allocator and network-on-chip," Journal of Applied Mathematics and Computer Science, vol. 21, no. 2, pp. 385-399, 2011, DOI: 10.2478/v10006-011-0029-7.http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=000291949500014&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=b7bc2757938ac7a7a821505f8243d9f310.2478/v10006-011-0029-7
  16. Y. T. Chan, Y. Z. Elhalwagy, and S. M. Thomas, "Estimation of circle parameters by centroiding," Journal of Optimization Theory Applications, vol. 114, no. 2, pp. 363-371, 2002, DOI: 10.1023/A:1016087702231.10.1023/A:1016087702231
  17. A. Shawky, A. Ordys, and M. J. Grimble, "End-point control of a flexible-link manipulator using state-dependent riccati equation technique," Archives of Control Sciences (ACS), vol. 12, no. 3, pp. 191-207, 2002, DOI: 10.1109/CCA.2002.1040236.10.1109/CCA.2002.1040236
  18. A. Shawky, A. Ordys, L. Petropoulakis, and M. Grimble, "Position control of a flexible-link manipulator using nonlinear h with state-dependent riccati equation," Proceedings of the Institution of Mechanical Engineers, Part I: Journal of Systems and Control Engineering, vol. 221, no. 3, pp. 475-486, 2007, DOI: 10.1243/09596518JSCE313.10.1243/09596518JSCE313
  19. D. Zydek, H. Selvaraj, and L. Gewali, "Synthesis of processor allocator for torus-based chip multiprocessors," in Proceedings of 7th International Conference on Information Technology: New Generations (ITNG 2010), 2010, pp. 13-18, DOI: 10.1109/ITNG.2010.145.10.1109/ITNG.2010.145
  20. Intel. (2011, Sep) Intel microprocessor export compliance metrics. [Online]. Available: http://www.intel.com/
  21. A. Kumar, P. K. L. S. Peh, and N. K. Jha, "Express virtual channels: Towards the ideal interconnection fabric," ACM SIGARCH Computer Architecture News, vol. 35, no. 2, pp. 150-161, 2007, DOI: 10.1145/1273440.1250681.10.1145/1273440.1250681
  • A. Shawky, A. Ordys, and M. J. Grimble, "End-point control of a flexible-link manipulator using state-dependent riccati equation technique," Archives of Control Sciences (ACS), vol. 12, no. 3, pp. 191-207, 2002, DOI: 10.1109/CCA.2002.1040236.10.1109/CCA.2002.1040236 - Archives of Control Sciences
  • D. Zydek, H. Selvaraj, G. Borowik, and T. Luba, "Energy characteristic of processor allocator and network-on-chip," Journal of Applied Mathematics and Computer Science, vol. 21, no. 2, pp. 385-399, 2011, DOI: 10.2478/v10006-011-0029-7.http://gateway.webofknowledge.com/gateway/Gateway.cgi?GWVersion=2&SrcApp=PARTNER_APP&SrcAuth=LinksAMR&KeyUT=000291949500014&DestLinkType=FullRecord&DestApp=ALL_WOS&UsrCustomerID=b7bc2757938ac7a7a821505f8243d9f310.2478/v10006-011-0029-7 - INT J AP MAT COM-POL
  • D. Zydek, H. Selvaraj, L. Koszalka, and I. Pozniak-Koszalka, "Evaluation scheme for noc-based cmp with integrated processor management system," International Journal of Electronics and Telecommunications, vol. 56, no. 2, pp. 157-168, 2010, DOI: 10.2478/v10177-010-0021-4.10.2478/v10177-010-0021-4 - International Journal of Electronics and Telecommunications